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Specialized FPGA implementations can deliver higher performance and greater power efficiency than em-
bedded CPU or GPU implementations for real-time image processing. Programming challenges limit their
wider use, because the implementation of FPGA architectures at the register transfer level is time consum-
ing and error prone. Existing software languages supported by high-level synthesis (HLS), although pro-
viding a productivity improvement, are too general purpose to generate efficient hardware without the use
of hardware-specific code optimizations. Such optimizations leak hardware details into the abstractions that
software languages are there to provide, and they require knowledge of FPGAs to generate efficient hardware,
such as by using language pragmas to partition data structures across memory blocks.
This article presents a thorough account of the Rathlin image processing language (RIPL), a high-level
image processing domain-specific language for FPGAs. We motivate its design, based on higher-order algo-
rithmic skeletons, with requirements from the image processing domain. RIPL’s skeletons suffice to elegantly
describe image processing stencils, as well as recursive algorithms with nonlocal random access patterns. At
its core, RIPL employs a dataflow intermediate representation. We give a formal account of the compilation
scheme from RIPL skeletons to static and cyclostatic dataflow models to describe their data rates and static
scheduling on FPGAs.
RIPL compares favorably to the Vivado HLS OpenCV library and C++ compiled with Vivado HLS. RIPL
achieves between 54 and 191 frames per second (FPS) at 100MHz for four synthetic benchmarks, faster than
HLS OpenCV in three cases. Two real-world algorithms are implemented in RIPL: visual saliency and mean
shift segmentation. For the visual saliency algorithm, RIPL achieves 71 FPS compared to optimized C++ at
28 FPS. RIPL is also concise, being 5x shorter than C++ and 111x shorter than an equivalent direct dataflow
implementation. For mean shift segmentation, RIPL achieves 7 FPS compared to optimized C++ on 64 CPU
cores at 1.1, and RIPL is 10x shorter than the direct dataflow FPGA implementation.
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1 INTRODUCTION
Video analytics haswitnessed amajor growth in applications including surveillance, vehicle auton-
omy and driver assistance, marketing, entertainment, intelligent domiciles, and medical diagnosis.
These domains need high performance, which can be achieved with parallel processing. Parallel
image processing is most commonly performed on multicore CPUs and GPUs. This is because
the data parallel nature of image processing algorithms maps well to multicore architectures, and
because mature programming frameworks for them are widely adopted. Array-based image pro-
cessing computations can be chunked into smaller single instruction, multiple data (SIMD) work
items, then mapped across threads at each processor core and compiled to vectorized machine
instructions at each core. The implementations of array/image processing languages for CPUs
and GPUs (e.g., Chakravarty et al. (2011)) often store image data into memory close to processor
cores, where the memories match complete images. Although compilers for these languages try to
achieve good data locality, cache misses can cost idle clock cycles, which is critical because band-
width between a processor and memory is often the most significant factor in determining overall
performance (Wulf and McKee 1995).
As the volume of image data collected from sensors grows, there is a strong need to process
the data close to the sensor, to considerably reduce the amount of data to be transferred between
sensors or to perform real-time processing, and to maximize the lifetime of nonpowered energy
sources.
Hence, two factors make FPGAs more suitable than CPUs and GPUs for real-time image
processing:
(1) Predictability. Real-time image processing performance must be predictable—that is, it
must not fluctuate below a frames per second (FPS) threshold, because that may compro-
mise algorithmic robustness. Cache misses on fixed CPU/GPU architectures may result in
dropped frames during off-chip accesses. FPGAs are not restricted by fixed architectural
choices, so FPGA programs do not suffer from fetch-decode-execute instruction latencies
or from cache misses.
(2) Power. CPUs and GPUs consume far more energy than FPGAs. CPUs and GPUs lag sig-
nificantly behind FPGAs when comparing the performance per watt for different classes
of applications (Brodtkorb et al. 2010; Thomas et al. 2009). For example, for an image pro-
cessing sliding window benchmark in Fowers et al. (2012), the CPU required 130 watts,
the GPU 145 watts, and the FPGA just 20 watts. This makes FPGAs most attractive for re-
mote smart camera deployments (e.g., Bhowmik et al. 2017), where access to power may
be scarce.
Hardware resource availability is often the bottleneckwhen using FPGAs. TheCPU andGPU dy-
namicmemory allocation approach for image storage is prohibitive for FPGA implementations, be-
cause limited on-chip memory is limited—up to 68Mb of on chip block RAM (BRAM) (Xilinx 2015).
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The FPGA on a $1.7k Xilinx Kintex 7 can accommodate five 1024 × 768 image buffers, whereas the
$475 Xilinx Zedboard cannot accommodate any (Stewart et al. 2016). Newer-generation FPGAs
such as the UltraScale+ offer improved memory density thanks to UltraRAM technology (Ahmad
et al. 2016), although still below the memory requirements of complex image processing pipelines.
The global shared memory model does not scale when used with hardware pipelines on FPGAs,
as each computation in a pipeline would have to contend for the bandwidth to off-chip frame
buffers—only one access request can be performed in each clock cycle. New memory technologies
such as Hybrid Memory Cube (HMC) (Jeddeloh and Keeth 2012) and high-bandwidth memory
(HBM) (Marinissen and Zorian 2017) might alleviate this problem in the near future, thanks to
much higher bandwidth, if integration technologies are developed to enable their use across pro-
gramming environments. Regardless, efficient use of local memory remains a first-order design
concern. In contrast to shared off-chip memory, on-chip block RAM (BRAM or UltraRAM) blocks
are distributed across the FPGA fabric, and with the right programming model, separate computa-
tions can efficiently be assigned their own local contention-free image region buffers. This is the
approach taken with the Rathlin image processing language (RIPL).
Hardware description languages (HDLs) such as Verilog (Thomas and Moorby 1996) are the
common tool that FPGA engineers use to specify hardware circuits. Designers think about their
implementation in terms of connecting IP blocks or, if IP blocks required by an algorithm do not ex-
ist, very low level building blocks such as gates, registers, and multiplexers. Software engineers are
seldom familiar with HDL concepts such as clocks, control signals, and combinational/sequential
logic, limiting the dissemination of FPGA technology in the software industry.
To improve programmer productivity and to reduce hardware implementation errors, high-level
synthesis (HLS) supports a subset of C/C++. Compiling these languages to FPGAs often suffers
from the drawback of being compiled to larger and slower FPGA configurations than those gener-
ated by a structural description (Compton and Hauck 2002). Knowledge of digital hardware is re-
quired for generating high-quality hardware from C/C++ with HLS (Schafer and Mahapatra 2014),
such as using pragmas to partition data structures across memory blocks, and these vary across
different tools (Nane et al. 2016). Moreover, the dynamic heap memory model in C/C++ cannot be
used on FPGAs since there is no software operating system there to provide this automatic mem-
ory map to off-chip memory. Therefore, new high-level programming abstractions that generate
efficient structural descriptions are needed to encourage the wider adoption of FPGAs.
This article makes the following contributions:
—A presentation of RIPL, a high-level FPGA language with a collection of image processing
skeletons for elementwise operations, sliding 1D/2D stencils, image reduction operations,
recursive algorithms, and random access into 2D images and N dimensional arrays (Sec-
tion 2).
—A formal presentation of RIPL’s dataflow intermediate representation (IR) and the FSM tran-
sitions that describe the data rates and static scheduling behavior of each skeleton (Sec-
tion 3).
—A comparison of the expressiveness and performance of RIPL versus the Vivado HLS
OpenCV library using four synthetic benchmarks (Section 4.1). We also assess the perfor-
mance of RIPL with a visual saliency algorithm comprising stencils and a discrete wavelet
transform (DWT), compared to a C++ equivalent with Vivado HLS (Section 4.2). The ex-
pressivity of RIPL is demonstrated with mean shift segmentation, which requires recursion
and random access (Section 4.3).
—RIPL is validated with a Zynq-based FPGA smart camera architecture (Section 4.4).
Section 5 describes related image processing languages for FPGAs, and we conclude in Section 6.
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Table 1. Skeleton Functionality
Data Access Pattern Nonoverlapping Image Traversal Overlapping Image Traversal
Point map, zipWith
1D/2D window stencil
Image to image scale, scan, splitX, splitY
Image reduction fold
Random access fold
Fig. 1. Examples of image processing with stream-based skeletons.
2 RIPL DESIGN
2.1 RIPL Overview
RIPL is a DSL for describing FPGA designs for image processing algorithms at a very high level.
RIPL’s design is inspired by stream-based functional programming languages (e.g., McGraw et al.
(1985)) and libraries (e.g., Kiselyov (2012)), such asmap and zipWith over streams. Such primitives
are sometimes called skeletons (Cole 1991), and this is how we refer to RIPL’s language primitives.
RIPL skeletons capture many low- and medium-level image signal processing operations, such as
1D and 2D filters, image transformations, and global image reductions.
RIPL programs are nonterminating, repeatedly executed for every frame coming from a source.
RIPL therefore must be able to process frames, ideally at the rate of capture. To achieve this, hard-
ware pipelines are generated from RIPL programs to hide latency. Synthesizing intermediate data
structures from high-level languages on FPGAs would quickly use up all available on-chip BRAM
memory. Therefore, to maximize the use of BRAMs, RIPL skeletons are compiled to memory-
efficient data-localized functions, such as pixel-to-pixel or region-to-region actor functions, rather
than image-to-image actor functions, because the latter would incur high memory costs.
2.2 Image Processing With RIPL Skeletons
RIPL skeletons are reusable generalized image processing patterns, to which the user supplies
functions and values. Their distinctions in terms of data access patterns are shown in Table 1, with
examples given in Figure 1. Point operations, such as withmap, compute a single pixel value from
an input pixel, and the processing does not depend on pixel neighbors (line 1 in Figure 1). Examples
include arithmetic, logical, and threshold operations. The zipWith skeleton (line 3) merges two data
structures—for example, two images or combining an image with a stream of a constant value
(line 5).
ACM Transactions on Reconfigurable Technology and Systems, Vol. 11, No. 1, Article 7. Pub. date: March 2018.
RIPL: A Parallel Image Processing Language for FPGAs 7:5
Fig. 2. RIPL skeletons.
Fig. 3. Visualizing image processing with RIPL’s stream-based skeletons.
Local operations, such as with stencil, depend on small 1D or 2D subregions of neighboring
pixels (e.g., convolution, filtering, smoothing, image enhancements), upsampling an image with
scale (line 8) with an interpolation filter with stencil, or horizontally splitting an image with splitX.
For example, splitX 2 img1 would return two images, where the first is constructed from columns
1, 2, 5, 6, 9, 10 . . ., and the second image has columns 3, 4, 7, 8 . . ., and so on.
RIPL’s skeleton API is shown in Figure 2. The user supplies functions and values, using standard
notation for function type signatures. For example,map is a skeleton that takes two arguments, an
M × N image and function from a pixel to a pixel, and returns an M × N image. Images are read
with imread in row major order from left to right, then top to bottom. The type P represents pixel
integer values. An image I (M,N ) is M pixels in width and N pixels in height. Processing images
with RIPL’s stream-based skeletons is visualized in Figure 3.
2.3 Image Stencils, Recursion, and Random Access
2.3.1 Image Stencils. RIPL has a primitive for applying 1D and 2D stencils called stencil. It cap-
tures a way to express many common image processing kernels, such as a blur kernel and edge
detection. The stencil skeleton provides the user with the pixel values, and also the (x ,y) position
of the center pixel. Line 10 in Figure 1 is an implementation of a 1D blur stencil. For 1D stencils,
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the syntax [.] points to the indexed columnwise position of that pixel. Indexing pixels on either
side is done with +/-. For example, [.-1] points to the pixel to the left of the [.] pixel. When applying
a 2D kernel, such as Sobel edge detection on line 12, the stencil (M,N) .. skeleton provides M ∗ N
pixels to the user-defined function. When the user-defined kernel is applied at the edges of the
image, the closest adjacent pixel is mirrored over the image’s edge. The (x ,y) position argument
can be used to make a choice about how to compute a kernel result for each position (e.g., applying
different kernels for odd and even columns). This functionality is used for separating the low and
high bands in a DWT in Section 4.2.3:
2.3.2 Stateful Recursion. The fold skeleton is designed to meet algorithmic requirements that
do not fit into RIPL’s stream combinator model. This skeleton supports the following:
—Accumulating state while traversing N dimensional data structures including images.
—Random access into N dimensional data structures.
—Recursion with the while construct.
The fold skeleton takes three arguments: (1) an initial state, (2) an iterable data structure, and (3)
a user-defined function that takes a state and the next element from the structure, then executes
a sequence of statements. The initial state can be a Boolean or integer literal, a tuple of literals,
or N dimensional arrays created with genarray, where genarray(50,10) creates a 50 × 10 array. An
iterable data structure can either be a previously computed value, such as an image region, or an
iterable range with range, where range(10,5) provides the user-defined function (i,j) loop counters.
Two examples using fold are the following:
The first computes the maximum pixel in an image. The user-defined function that applies themax
binary operator is folded over image1, starting from initial state 0. The second example instantiates
a 1D array of size 256, to serve the purpose of a histogram data structure. The function folds over
the image1, incrementing the bin value positions according to each grayscale pixel value.
2.4 A Dataflow Intermediary for RIPL
RIPL programs are compiled to dataflow process networks (DPNs) (Lee and Parks 2002) as an
IR of image processing computations. A RIPL program is shown in Figure 4, which normalizes
an image’s grayscale distribution with its sum histogram. It reads image pixels with imread into
a histogram with fold. A lookup table containing the scale factor is created with scan and map.
An output image is created from this lookup table. The arrows in Figure 4(a) show the dataflow
analysis that the RIPL compiler performs, to generate pipelined FPGA designs.
RIPL’s dataflow IR comprises static and cyclostatic properties to support the required schedul-
ing behaviors of the RIPL skeletons. Synchronous dataflow (SDF) (Lee and Messerschmitt 1987)
actors produce and consume the same number of image pixels on every firing. Skeletons map
and zipWith are compiled to SDF actors. All other skeletons are compiled to cyclostatic dataflow
(CSDF) (Bilsen et al. 1996) actors. They have cyclically changing state transition sequences and
have an internal actor state for pixel/line buffers to support 1D/2D stencil, scale, scan, splitX, splitY,
and fold. The scheduling behavior of each CSDF actor for RIPL skeletons is fixed, and the pixel/line
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Fig. 4. RIPL dataflow analysis of histogram normalization.
buffer sizes and the functions to produce data output values are derived from the user’s RIPL code.
The dataflow IR exploits FPGA parallelism and good data locality.
Parallelism. The dataflow model of independent computational blocks are a natural fit for paral-
lel FPGA circuits, to process infinite image streams. Parallelism is implicit in RIPL, without parallel
primitives or pragmas. Generating hardware pipelines hides latency. The RIPL compiler preserves
lazy evaluation in the tail of image streams to exploit pipelined parallelism. Otherwise, actors
would consume more data than needed to compute their function, which would reduce paral-
lelism and increase memory costs for intermediate storage. There are two forms of automatic
RIPL parallelism:
—Temporal parallelism. This form of parallelism is introduced when image data is streamed
through a pipeline of producer-consumer kernels (e.g., the output from a stencil is the input
to a zipWith operation).
—Spatial parallelism. RIPL produces computational code inside actors to exploit spatial paral-
lel FPGA logic. Parallelism is exploited within expressions in user-defined functions, in the
absence of dataflow dependencies within expressions.
Data locality. There is no global shared memory in the dataflow model. Instead, the dataflow
memory model is that of isolated memory within actors, where computations and their data are
co-located. This maps naturally to on-chip contention-free (i.e., parallel accesses) BRAM memory
and registers distributed across FPGA fabric.
3 RIPL IMPLEMENTATION
Each RIPL skeleton is compiled to a dataflow actor that encapsulates a finite state machine (FSM),
responsible for the required scheduling behavior, and a corresponding datapath. These actors are
connected into deep parallel pipelines as multiple skeletons are used in larger programs. RIPL
enforces single assignment semantics (i.e., a variable is assigned a value with a skeleton instance
exactly once). This makes data dependencies easy to extract to dataflow wiring, to facilitate the
generation of hardware pipelines. The RIPL compiler is open source,1 and the RIPL, CAL, and C++
implementations for the evaluation in Section 4 are available as an open dataset (Stewart 2018).
3.1 Skeletons to Dataflow FSMs
3.1.1 Dataflow Semantics for RIPL Skeletons. The compilation of each RIPL skeleton is based on
a framework for describing rule-based dataflow actors (Janneck 2003). It describes the data rates
and static scheduling for each RIPL skeleton in terms of transitions on an abstract machine, which
1https://github.com/robstewart57/ripl.
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is later compiled to hardware specified in Verilog (Section 3.2). An actor is a sequential process,
communicating values by transitioning between states in the actor’s FSM. The state machine re-
ceives tokens and reacts to them, possibly entering another state, and possibly producing tokens.
A state transition from σ to σ ′ consumes a tuple s of token sequences and produces a tuple s ′ of
token sequences. An actor has a set ofm input ports, written Sm , and n output ports, written Sn .
The valuem is dictated by the arity of the corresponding RIPL skeleton. For example, zipWith takes
two images as inputs, and hencem is 2 for this skeleton. If the output of one skeleton is used as
an input argument of multiple other skeletons, then those actors are connected to the same input
port and the stream is automatically duplicated into each connection.
LetU be the universe of all values, and let S = U ∗ be the set of all finite sequences inU . A tuple
s ∈ Sm contains one or more token sequences consumed from p ports, where 1  p m. We write
s
p
A
to describe a token sequence of length A at port p. For example, a transition from σ to σ
′
that
consumes sequences from input ports 1 and 2 of lengths A and B, to produce a sequence of length
C to an output port 1, is written as follows:
σ
s1
A
×s2
B
→s ′1
C−−−−−−−−−→ σ ′
For some scheduling phases of a RIPL skeleton, a transition rule may not read from or write to any
ports. We use ∅ as port descriptions for these transitions. To support the stateful RIPL skeletons
such as stencil, an internal actor state is needed. We add S as a notation to transition rules for the
internal actor state. State transition examples are written as follows:
〈σ0,S〉
s13 →s ′16−−−−−→ 〈σ1,S′〉
This transition moves from FSM state σ0 with a set of internal variable states in S to FSM state σ1
with internal variable states S′, and consumes three input tokens from input port 1 and emits six
output tokens to output port 1. In the mapping from RIPL to dataflow graphs, the vertices (actors)
represent image operations and the edges (wires) represent dataflow between composed skeletons.
3.1.2 Compilation Scheme.
Pointwise skeletons. The skeleton to dataflow FSM compilation scheme is shown in Figure 5. Each
skeleton is compiled to an actor with one or more transitions. The map and zipWith skeletons are
each compiled to a single transition rule in an SDF actor with no internal state—that is, transition
rules (map_stream) and (zipWith_stream)map from an empty internal state {} to an empty internal
state, and the output values from these transitions are determined by the user-defined function f .
Image transforms. The scale skeleton is compiled to three transition rules. The (scale_pop_buffer)
consumes a row and outputs each pixel in turn by the width scale factorM . The (scale_output_row)
outputs this scaled row N − 1 times, where N is the height scale factor, then the FSM is reset to σ0
with transition (scale_reset). The scan skeleton is compiled to three transition rules. The (scan_init_
state) rule initializes the actor buffer with the user-defined initial state. The (scan_output) rule per-
forms the accumulation operation, outputting intermediate values until a data structure is con-
sumed, then (scan_reset) reset back to the initial state. The splitX skeleton has two rules, one each
for outputting to output ports 1 and 2. Considering splitX 2 image, (splitX_output1) consumes two
tokens and then outputs them to output port 1, then (splitX_output2) does the same, outputting to
output port 2. This alternating schedule repeats forever. The same FSM schedule is used for splitY,
this time consuming entire rows in each transition.
Stencils. A 1D image blur stencil in Figure 6 demonstrates how the RIPL compiler minimizes the
memory requirements of an FPGA. The compiler infers the range of the indexed pixel either side
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Fig. 5. Compilation scheme from RIPL skeletons to actor FSMs.
Fig. 6. Circular buffer to support stencil (3,1) .. for a 1D blur kernel.
of [.], which in this case is three pixels between [. − 1] and [. + 1]. The actor contains a three-
element array that acts as a circular buffer, which is partially filled with two elements by firing
rule (stencil1D_pop_buffer) to reach state σ1 and a mid position pointer is set to 1. Each time the
(stencil1D_stream) rule is fired, the next incoming token is pushed to the front of the buffer, and the
RIPL function is computed on the buffer’s contents as the output token value, and the mid position
pointer is rotated forward one position. This stencil actor needs memory for just four pixels, the
three-element circular buffer and the incoming token, to apply a 1D blur over an entire image.
The stencil skeleton for 1D stencils is compiled to two transition rules. The internal state for
1D stencils is populated with the (stencil1D_pop_buffer) rule before transitioning to stream-based
rules (stencil1D_stream). The stencil skeleton for 2D stencils is compiled to 10 transition rules. The
(stencil2D_populate_buffer) rule consumes the first two rows and A pixels required to start pro-
cessing an image from the top left corner—that is, by consuming ((B − 1) ∗M +A) tokens where
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Fig. 7. RIPL skeleton transition execution examples.
A and B are the width and height of the kernel window and M is the width of the entire image.
The remaining 9 rules carry out three tasks: (1) consume one pixel into the internal state, (2) com-
pute the application of the user-defined 2D kernel function f on the window around the central
pixel, and (3) output that computed value. They are defined as separate transition rules to index
the internal state to handle boundary conditions at image edges, where the edge pixel is mirrored
over the boundary.
Reductions and stateful recursion. The fold skeleton is compiled to four transition rules. The inter-
nal actor state is persisted throughout the consumption of each input data structure (e.g., an image
region). The internal state buffer is initialized with the user-defined state value before being mod-
ified each firing with (fold_accum). Once an entire data structure is consumed, the (fold_output)
rule begins firing to output the final state. The (fold_reset) resets the internal actor buffer to the
initial state and readies the actor to consume the next data structure.
3.1.3 Example Transitions. The execution of RIPL skeletons is now given showing sequences of
FSM rule firings for two examples, shown in Figure 7. The first example combines two images with
zipWith, with the mean of six pixels at the same position in each image. The second example uses
fold to return the maximum pixel value in a 2 × 2 image region, by repeatedly folding the current
highest pixel value through the image until all pixels have been consumed. The initial internal state
takes the second argument to the skeleton, in this case 0. This is used to retain the largest current
pixel value while consuming, then immediately discarding, each pixel from the image. Once all
pixels have been consumed, the internal state is output with (fold_output) before the FSM is reset
to 〈σ0, 0〉 for the next image frame.
3.2 Dataflow to FPGAs
The CAL dataflow language (Eker and Janneck 2003) is the target language of RIPL’s dataflow
IR backend. There are three phases to compile RIPL to FPGAs: (1) compiling RIPL to CAL,
(2) compiling the dataflow graph to Verilog, and (3) synthesizing the Verilog to a bitfile. The
dataflow intermediary provides optimization opportunities (e.g., Stewart et al. (2017)) before being
compiled to hardware components such as registers, memories, and actor communication hand-
shake protocols. Xronos (Bezati 2015), an FPGA backend plugin for the Orcc compiler, maps each
actor into a language-independent model (LIM) and connects each LIM block to a clock. Xronos is
designed to support dynamic asynchronous dataflow and therefore adds a FIFO-based data com-
munication mechanism to support token passing. Decoupling actor communication via these FI-
FOs results in two clock cycles latency per pixel—that is, for a 512 × 512 image at 100MHz, the
highest theoretical performance is 100000000512×512×2 = 191 FPS for a single actor performing elementwise
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Fig. 8. Thresholding with a maximum pixel value in HLS OpenCV.
operations. The Xilinx OpenForge compiler allocates hardware: memory, arithmetic datapaths,
registers, and actor interconnects, then generates HDL modules for each actor and for defining
dataflow connectivity between these modules. This HDL code is synthesized and deployed to FP-
GAs using commercial tools.
RIPL’s code generation strategy maximizes spatial parallelism to maximize the number of oper-
ations per clock cycle. By default, OpenForge uses BRAM blocks for CAL arrays beyond a certain
size. Our experiments with OpenForge show that a BRAM block is instantiated for CAL arrays
requiring more than 2KB of storage (e.g., about a 4 × 512 row buffer at 8 bits per pixel). To use a
BRAM in the combinational setting, at most two read/write accesses to a CAL array may occur.
Whenmore than two reads/writes are performed on the same array in an actor’s action, OpenForge
instead instantiates LUTs for CAL arrays with three-plus reads/writes to preserve zero latency
accesses.
4 EVALUATION
4.1 RIPL Versus HLS OpenCV
4.1.1 Expressivity. Vivado HLS OpenCV (Neuendorffer et al. 2015) is a collection of 34 prede-
fined functions, a subset of the 2,500+ algorithm functions in OpenCV for CPUs. An example is
shown in Figure 8. In contrast, RIPL provides algorithmic templates, whose functionality is en-
tirely user defined. For example, the HLS OpenCV hls::Max function for combining two images
can be expressed with RIPL’s zipWith. HLS OpenCV’s hls::Filter2D is a convolution filter. RIPL’s
stencil supports any stencil function, including convolution. This demonstrates the inflexibility of
libraries of fixed kernels. Moreover, the library approach prohibits optimizations across library call
boundaries. Other expressivity differences are the following:
—Sharing. Since the Mat type is just a synonym for hls::stream in the HLS OpenCV library, a
hls::Duplicate call must be performed on an image to ensure that the underlying data stream
is not consumed in one program location to deadlock in another location. RIPL supports
automatic image sharing, where an image is processed in two places in a program.
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Table 2. Microbenchmark Results
RIPL HLS OpenCV
Benchmark DSP BRAM LUTs FPS DSP BRAM LUTs FPS
1 Image brighten 0 0 (0%) 118 (0%) 191 0 0 880 (1%) 126
2 Sobel 2D edge
detection
0 1 (0%) 12,273 (23%) 54 0 3 (1%) 1,675 (3%) 125
3 Threshold with
max pixel
0 64 (45%) 280 (0%) 191 0 64 (45%) 9,172 (1%) 75
4 Histogram
normalization
0 64 (45%) 799 (1%) 191 1 2 (1%) 7,265 (13%) 126
— Image shape inference. OpenCV programming requires explicit dimension in image decla-
rations. For example, hls :: Mat〈512, 512,HLS_8UC1〉 defines a 512 × 512 single channel
image, using eight unsigned bits per pixel. In contrast, the RIPL compiler infers the dimen-
sion of every intermediate image, by following dimension transformations performed by
skeletons through the implicit dataflow paths starting from imread, where dimensions are
specified.
—Parallel pipelines. Pipelining in RIPL is automatic. For example, streaming the result of a
map in a stencil will generate a hardware pipeline. In HLS OpenCV, the programmer must
specify #pragma HLS dataflow above the function calls intended to be pipelined over the
image stream.
4.1.2 Performance Comparison. We use four benchmarks to compare the space performance of
RIPL and OpenCV compiled to FPGAs using Vivado HLS (Xilinx 2017b). Programs are compiled
for the Xilinx Zedboard XC7Z020 for 512 × 512 single-channel images. The post place-and-route
results in Table 2 are taken from Stewart et al. (2016). To quantify computational image processing
performance, we use RTL simulation to calculate latency in clock cycles per 512 × 512 frame and
report FPS according to the clock frequency. All experiments were performed using a 100MHz
clock, which is the default frequency for Vivado HLS, and we did not perform any speed optimiza-
tions on Vivado HLS or RIPL-generated code.
RIPL achieves a higher FPS performance compared to HLS OpenCV, achieving 191 FPS for im-
age brightening, max-thresholding, and histogram normalization. This is the maximum achievable
FPS result for RIPL at 100MHz (i.e., 100000000512×512×2 ), due to FIFO-based token passing latency introduced
by RIPL’s FPGA backend. OpenCV achieves 126, 75, and 126 FPS, respectively. HLS OpenCV out-
performs RIPL for a Sobel 2D edge detection, 125 FPS versus 54. This may be caused by the amount
of runtime scheduling caused by the 10 dataflow transition rules in the implementation of stencil
(Section 3.1.1) to handle mirroring pixels over boundaries. Reducing runtime scheduling by reduc-
ing the number of transition rules for stencil is future work. Resource utilization is similar, except
for Sobel, where RIPL uses two BRAM blocks less and a lot more LUTs (23%). Because CAL code
generated by RIPL implements a combinational filter (Section 3.2), accessing up to nine different
data at the same time to compute Sobel, OpenForge is unable to map the data into BRAMs, which
are limited to two simultaneous read/writes. Hence, data storage is mapped to LUTs.
HLS OpenCV uses less BRAM than RIPL for histogram normalization. The dataflow graph gen-
erated from RIPL computes two passes of the image: one to compute the histogram and a second
to normalize the color distribution with it. In contrast, hls::EqualizeHist() normalizes a frame using
a histogram computed for the previous frame. This approximation optimization means that BRAM
is not needed to store an image for the second pass to normalize with the computed histogram.
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4.2 Higher Level Case Study 1: Visual Saliency
This section uses a pyramidal visual saliency algorithm to compare the performance of RIPL versus
variants of a C++ equivalent implementation compiled with Vivado HLS. The algorithm comprises
three components: (1) an average filter (Section 4.2.1), (2) a DWT (Section 4.2.2), and (3) a weighted
linear summation of wavelet subbands (Section 4.2.3).
4.2.1 Low-Level Image Processing: Average Filtering. Average filtering is one of the most com-
monly used filtering methods used in image preprocessing that helps reduce the amount of in-
tensity variation between a pixel and its neighbors. Each pixel value is replaced with a mean of
its neighbors including the pixel itself and commonly realized by convolving with a predefined
mask (González and Woods 1992). An equation for such filters is expressed as follows:
I ′ =W ∗ I =
N∑
n=1
M∑
m=1
w (m,n) · I (m,n), (1)
where I is the input image of sizeM × N , I ′ is the filtered image,W is the filter kernel,m and n are
the pixel locations, and ∗ is a convolution operator. The process is repeated using a sliding window
to receive filter output for the entire image. Average filtering with filter coefficients w (m,n) = 19
can be implemented as a RIPL function using the stencil skeleton:
4.2.2 Intermediate-Level Image Processing: Multiresolution 2DWavelet Transform. DWT is used
for many image processing applications, such as compression, denoising, and texture analysis.
Multiorientation and multiresolution analysis using DWT closely resembles human vision. DWT
decomposes an image into independent frequency subbands of multiple orientations at multiple
scales demonstrating details and structures. Due to its popularity in the JPEG2000 image com-
pression standard (Taubman and Marcellin 2012), we use the 5/3 wavelet kernel as our RIPL ex-
ample, using a lower-complexity lifting-based approach. The filters are realized by decomposing
the signal into lifting steps by factoring its polyphase matrix using the Euclidean factoring algo-
rithm (Daubechies and Sweldens 1998). The input signal, lowpass subband signal, and highpass
subband signal are denoted as a[n], s[n], and d[n], respectively. DWT is expressed in Equation (2),
where s0[n]  a[2n] and d0[n]  a[2n + 1]:
5/3
⎧⎪⎨
⎪
⎩
d[n] = d0[n] − 12 (s0[n + 1] + s0[n]),
s[n] = s0[n] +
1
4 (d[n] + d[n − 1]).
(2)
A 2D DWT is computed by separately filtering rows and columns leading to one approximation
(LL) subband and three detailed subbands in the decomposition level i ∈ N1 emphasizing verti-
cal (LHi ), horizontal (HLi ), and diagonal (HHi ) contrasts within an image, portraying prominent
edges in various orientations as shown in Figure 9. This process is repeated on the LL subband to
get multiresolution decomposition. The 5/3 DWT is implemented as a RIPL function in Figure 10.
The L andH components of the input image are computed with stencil on line 2 and then separated
to L and H using splitX on line 5. The LL, LH , HL, and HH subcomponents are computed in the
vertical direction in the same fashion on lines 6 and 8, and separated on lines 10 and 11.
4.2.3 High-Level Image Processing: Visual Saliency Modeling. The human visual system is sen-
sitive to many salient features that lead to attention being drawn toward specific regions in a
scene. A visual attention model identifies the salient regions in an image as perceived by human
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Fig. 9. Example ofmultiresolutionwavelet decomposition, where (b), (c), (d), and (e) are level 1 approximation
(LL1), vertical (LH1), horizontal (HL1), and diagonal (HH1) subbands, respectively.
Fig. 10. 5/3 DWT in RIPL.
Fig. 11. Example saliency maps computed by the original model: row 1 shows original images, and row 2
shows the thresholded saliency maps generated by our implementation.
vision and has applications in many domains including computer vision (Borji and Itti 2013). We
have adopted the visual attention model from Bhowmik et al. (2016), which demonstrates superior
performances in joint saliency detection and low computational complexity. The algorithm uses
the 5/3 DWT in Section 4.2.2 as its core decomposition. Example algorithm results are shown in
Figure 11.
DWT captures horizontal, vertical, and diagonal contrasts within an image, respectively, por-
traying prominent edges in various orientations. A complete visual saliency RIPL implementation
is shown in Figure 12, which uses thewaveletDecompose RIPL function from Figure 10. It processes
theY channel of theYUV color spectral space, because this luminance channel exhibits prominent
intensity variations and has significant structural information of the scene and carries maximum
weight in the original algorithm. The RIPL implementation applies three levels of wavelet decom-
position. Due to the dyadic nature of the multiresolution wavelet transform, the image resolutions
are decreased after each wavelet decomposition iteration from lines 11 to 13. This is useful in cap-
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Fig. 12. Visual saliency in RIPL.
turing both short and long structural information at different scales. The blurResize function on
line 2 is called on lines 16 through 20, which applies an average filter to each subband to remove
unnecessary finer details, then scales up the result back to a full resolution output. The interpolated
subband feature maps, lhi (horizontal), hli (vertical), and hhi (diagonal), i ∈ N1, for all decomposi-
tion levels L 1 to 3 are combined by a weighted linear summation as illustrated in Equation (3):
lh1· · ·LY =
L∑
i=1
lhi ∗ τi hl1· · ·LY =
L∑
i=1
hli ∗ τi , hh1· · ·LY =
L∑
i=1
hhi ∗ τi , (3)
where τi is the subband weighting parameter and lh1· · ·LY , hl1· · ·LY and hh1· · ·LY are the subband
feature maps for the spectral channel Y , on lines 22 through 24.
Last, SY , the saliency map for the Y spectral channel, is on line 25 and is computed as follows,
before being thresholded with a binary threshold to emphasize salient regions:
SY = lhY + hlY + hhY . (4)
4.2.4 Visual Saliency Results.
RIPL versus C++ for hardware. The RIPL visual saliency implementation is compared to variants
of an equivalent C++ implementation. The C++ implementation separates the three algorithmic
components into C++ functions: the blur filter, the FWT, and the weighted linear summation. C++
templates are used to size array arguments to these functions, and these arrays are updated in-place
in the body of each function. These template parameters are propagated through the program at
compile time from 512 and 512 height and width image dimensions in the test bench—for example,
ACM Transactions on Reconfigurable Technology and Systems, Vol. 11, No. 1, Article 7. Pub. date: March 2018.
7:16 R. Stewart et al.
Table 3. Visual Saliency on a Virtex 7
Unroll BRAM DSP FF LUT
Benchmark FPS Factor (/2060) (/2800) (/607200) (/303600)
RIPL 71 — 1% 0% 2% 18%
C++ 21 — 90% 1% 1% 1%
C++ with array reuse 23 4 12% 1% 1% 1%
C++ with array reuse 24 8 12% 2% 1% 6%
C++ with array reuse 28 16 12% 4% 3% 12%
C++ with array reuse 28 32 12% 9% 6% 23%
C++ with array reuse 27 64 12% 18% 45% 60%
C++ with array reuse 25 96 12% 25% 94% (103%)
The C++ variants are the following:
(1) C++ with array reuse. Each function contains declared 2D arrays with element values ini-
tialized to zero. For example, lowBand[h][w/2] and highBand[h][w/2] are declared in the
waveletDecompose function, which can both be populated in a single loop statement to
separate the low and high bands in one iteration over the image. This version contains 27
arrays.
(2) C++ with extensive reuse of arrays. This version reuses some arrays for different pur-
poses. Refactoring has been done manually—for example, renaming lowBand[h][w/2] to
band[h][w/2] and populating it with low band FWT values to compute LL and LH, be-
fore repopulating it with high band values to compute HL and HH. This approach also
sequentializes the summation of weighted LH, HL, and HH contrasts because one array
is repopulated with LH, then HL, then HH, after each sum accumulation into an output
array. This version contains 13 arrays.
(3) C++ with array reuse and loop unrolling. Loop unrolling with #pragma AP unroll is em-
ployed to createmultiple parallel independent operations from originally sequential loops.
This loop unrolling pragma is used in eight places, and the unrolling factor is varied to
measure the trade-off between space and latency.
Hardware designs for RIPL and C++ are clocked at 100MHz for the Virtex 7 VC707 and syn-
thesized using Vivado 2016.2. Results are displayed in Table 3. Vivado HLS does not apply fusion
optimizations to eliminate intermediate for loops over successive arrays, and hence the 90% BRAM
use for 27 image buffers. Manually eliminating intermediate arrays down to 13 reduces BRAM use
to 12%, which runs at 23 FPS. Unrolling the eight for loops in the C++ code up to an unroll factor
of 32 increases FPS to 28, and increases DSP, FF, and LUT resource use. FPS performance degrades
as more space is needed with a 64 unroll factor, and an unroll factor of 96 requires too many LUTs.
The RIPL program achieves 2.5x higher FPS performance than the best C++ variant at 71 FPS,
using fewer BRAMs and a similar number of LUTs.
RIPL versus dataflow in software. The RIPL program has also been compiled for an Intel i5 3.2GHz
CPU, using the Orcc dataflow compiler’s C backend. This CPU is a high-end processor compared
to embedded processors usually used for remote image processing. The CPU visual saliency per-
formance is 9 FPS. The FPGA performance is 8.3x faster than the CPU.
Code size. Visual saliency is 29 lines of RIPL code. The C++ visual saliency is 160 lines of code,
and 162 with manual array reuse—that is, RIPL is 5x shorter than the C++ equivalents. The 29 lines
of RIPL are compiled to 44 actors amounting to 3.1k lines of dataflow actor code generated by the
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RIPL compiler. The high-level RIPL skeleton abstractions, and the ability to reuse RIPL functions,
results in a program that is 111x shorter than its direct dataflow program equivalent. The Orcc
compiler generates approximately 26k lines of C and 356k lines of Verilog. These program sizes
are much larger because it combines both algorithm code and scheduling code to implement DPN
actor firing semantics and actor synchronization on dataflow wires.
4.3 Higher-Level Case Study 2: Mean Shift Segmentation
The mean shift clustering algorithm (Fukunaga and Hostetler 1975) is a method to cluster data.
This has been applied to text detection in images (Kim et al. 2003) and real-time video tracking
of nonrigid objects (Comaniciu et al. 2000). Because the algorithm is used to distinguish between
objects based on their color rather than shape, nonrigid objects can be tracked. The applications
in image segmentation were proposed in Comaniciu and Meer (1999).
4.3.1 Mean Shift Segmentation Algorithm. Each pixel is mapped into an RGB color space, where
each pixel has a vector position according to its red, green, and blue values. This feature space can
be regarded as the probability density function of color. Dense regions of this space correspond to
the local maxima of the probability density function. The value of a density function at a point is
estimated from the values observed around that point. The multivariate kernel density estimator
at the point x estimates the value using points within radius h of x and is given by
fˆh,k (x) =
ck
nhd
n∑
i=1
k
(

x − xi
h

2
)
. (5)
The density gradient estimator at a point can be estimated similarly from the values within a
small window around the point. The modes of the density estimator are found at the points with
zero gradient 
 f (x) = 0. The mean shift vector given by
mh,k (x) =
1
2
h2c

ˆfh,k (x)
fˆh,−k ′ (x)
=
∑n
i=1 xik
′( | | x−xi
h
| |2)∑n
i=1 k
′( | | x−xi
h
| |2) − x (6)
is the difference between the weighted mean of points within the bandwidth parameter h and x,
the center of the window. It points in the direction of a normalized maximum density gradient
estimate; it is zero at the point where the gradient of the probability density function is zero. The
mean shift vector can therefore be used to define a path toward the local maximum of the estimated
density for each point in the feature space. To ensure that mean shift clustering is applied only to
neighboring image pixels of similar RGB colors, the mean shift vector is rewritten as follows:
mhr ,hs ,G (x) =
∑n
i=1 x
r,s
i k
′( | | xr−xri
hr
| |2)k ′( | | xs−xsi
hs
| |2)
∑n
i=1 k
′( | | xr−xri
hr
| |2)k ′( | | xs−xsi
hs
| |2)
− x, (7)
where xr,s is the 5D position in the joint space, xr is the 3D component of the joint space vector
corresponding to the range, and xs is the 2D component of the joint space vector corresponding
to the position in the image. Using the Epanechnikov kernel, the required value,
−k ′
(
x − x ′
h
)
=
{
1 0 ≤ x − x ′ ≤ h
0 x − x ′ > h, (8)
determines that all points x ′ within a radius h of x are considered in the calculation, and all points
outside are not. The algorithm is shown in Algorithm 1. For each point in the joint space:
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Fig. 13. Mean shift segmentation visualized.
(1) Define a spherical window of radius hr around the three color dimensions of this point
and a circular window of radius hs around the spatial dimensions, and calculate the mean
shift vector (Equation (7)) from this point.
(2) If the mean shift vector is nonzero, add it to the current position and go back to step 1.
(3) If the mean shift vector is zero at this point, define this point as the peak of the original
point.
All points with the same peak are considered to belong to the same cluster.
ALGORITHM 1: Mean Shift Clustering Algorithm Pseudocode
input: Image file
output: Image with each cluster shaded the color of its peak
1 for each index in joint space array do
2 while peak has not been found & iteration limit not exceeded do
3 Collect points within the spatial window
4 Collect points within the range window
5 Calculate mean shift vector using Equation (7)
6 if mean shift vector is zero then
7 Peak has been found;
8 end
9 Add mean shift vector to current point in joint space;
10 end
11 Store value of peak in equivalent index of output image;
12 end
Mean shift segmentation of image #385028 from the Berkeley segmentation training dataset
(Martin et al. 2001) is shown in Figure 13. Figure 13(b) shows the feature space for the red door,
and Figure 13(c) shows the segmented colors in the feature space after mean shift.
ACM Transactions on Reconfigurable Technology and Systems, Vol. 11, No. 1, Article 7. Pub. date: March 2018.
RIPL: A Parallel Image Processing Language for FPGAs 7:19
Fig. 14. Mean shift segmentation in RIPL.
4.3.2 Mean Shift Segmentation in RIPL. The RIPL implementation is split into three phases,
shown in Figure 14. The first phase reads an RGB image into the first three elements in the third
dimension of a peaksRGB array. The fourth and fifth elements store the 2D image space coordinates.
The second phase performs themean shift kernel, which recurses withwhile either until mean shift
has converged to a peak or until the recursion limit is reached. The fold over range(512,512) iterates
(i,j) counters, and the kernel creates a window around this point. A center of mass is computed
for each point in the window, and each peak value is updated. If the current point is the peak
(peakFound), the while loop exits. The third phase projects the mean shifted RGB values from
elements 1 to 3 of the third dimension of peaksRGB as output of the program.
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Fig. 15. Deploying RIPL to image processing architectures.
4.3.3 Mean Shift Segmentation Results. Mean shift in RIPL is synthesized at 100MHz for the
Virtex 7 VC707. The mean shift convergence limit is 5, the spatial window size is 10, the range
window is 20, and test image size is 512 × 512. The RIPL is 70 lines of code. This compiles to 700
lines of dataflow IR code, which compiles to 427k lines of HDL code. The HDL uses 2% of available
LUTs, 1% FFs, 1% DSPs, and 91% BRAMs. The BRAMs are used for the 3D array that stores the RGB
values and the 2D image space coordinates. The RIPL mean shift program achieves approximately
7 FPS. This compares to our equivalent C++ that achieves 1.1 FPS for the mean shift kernel, or 0.7
FPS when factoring in image file IO, parallelized with OpenMP on 64 cores of an AMD Opteron
1.4GHz CPU.
4.4 Evaluation Platform: RIPL to an FPGA-Based Smart Camera
To evaluate RIPL on real-time architectures, the Xilinx Zedboard in Figure 15(b), a platform FPGA
based around the Zynq-7020 chip, is used. Only the result of RIPL programs are transmitted over
Ethernet or Wifi, rather than raw camera frames, avoiding pressure on network bandwidth and
power needed for data transmission. Our experimental setup in Figure 15(a) integrates camera
control and image acquisition hardware, interfacing an off-chip OmniVision OV7670 sensor, and
a host processor interface. Xillybus2 is used to abstract the interface between hardware and soft-
ware (Andrews et al. 2004), ensuring that our FPGA subsystem is portable across Zynq platforms.
The interface converts hardware FIFO channels to file descriptors in software, allowing software
to use standard libraries to receive data from the FPGA for further processing, or to transmit RIPL
results over a network connection. A complete description of the architecture is given in Bhowmik
et al. (2017).
5 RELATEDWORK
In addition to RIPL, two other high-level image processing FPGA languages have been developed
in recent years: Darkroom (Hegarty et al. 2014) and Rigel (Hegarty et al. 2016). A comparison of
their compilation to FPGAs is shown in Figure 16.
The expressivity of Darkroom is constrained to functions from (x ,y) coordinates to pixel val-
ues (i.e., elementwise operations) and stencils that use pixels neighboring an (x ,y) position. Dark-
room is compiled to a line buffer IR; however, its line buffer IR to Verilog compiler is not publicly
available. Darkroom is limited to processing one pixel per clock (Hegarty et al. 2016), a limitation
overcome by its successor, Rigel. Rigel is a line buffer compiler IR language rather than a user fac-
ing language like RIPL or Darkroom. It presents a space/time trade-off to the user and overcomes
a limitation of Darkroom by supporting the construction of image processing pyramids. Image
pyramids are also supported by RIPL, as shown in the three-level DWT example in Section 4.2.2.
Like RIPL, Rigel supports SDF dataflow semantics, with an extension that supports dynamic clock
cycle latency and dynamic scheduling to check the validity of inputs. A contribution of our
2http://xillybus.com.
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Fig. 16. Compilation of high-level FPGA image processing languages.
article in Section 3.1 is a formal account of the FSMs in the SDF and CSDF models that support
RIPL’s skeletons. Rigel supports data-dependent early kernel termination, which Hegarty et al.
(2016) call sparse computations. RIPL also supports data-dependent latency from image processing
kernels with the while construct.
A key difference between RIPL and Darkroom/Rigel is RIPL’s support for multiple passes. For
example, the histogram normalization RIPL program in Figure 4 folds over an image to compute an
image histogram before normalizing pixels of the original image with that histogram. This would
require two passes in Darkroom/Rigel, with a handwritten driver to combine the designs.
Another approach is FPGA support for the Halide (Pu et al. 2017) stencil language, with a back-
end targeting C that is synthesizable with Vivado HLS. The language separates computation from
scheduling. To achieve FPGA parallelism, loops should be manually unrolled with Halide’s unroll
by increasing the degree of parallelism of the FPGA datapath. In contrast, parallelism is automat-
ically derived from pipelines of RIPL skeletons, and data locality is achieved with RIPL’s stream
combinator programming style. To support FPGAs, the Halide programming model differs slightly
from its software origins. The parallelism primitives (e.g., tile and vectorize) are not supported by
the FPGA backend. As such, existing Halide code may have to be modified to run on FPGAs.
Darkroom, Rigel, and Halide are all restricted to expressing image stencil computations. RIPL
supports elementwise stencils with stream combinators map, zipWith, and scale, and 1D/2D win-
dow stencils with the stencil skeleton. RIPL’s fold skeleton adds expressivity needed for image
reduction operations, and recursive algorithms with nonlocal access patterns, as demonstrated
with mean shift segmentation in Section 4.3. The Rigel work (Hegarty et al. 2016) suggests that
Rigel’s higher-order Reducemodule supports binary reduction only on windowed kernels residing
in line buffers and not on entire images. RIPL’s fold skeletons can reduce image regions and also
entire images.
A different approach to FPGA design is the use of graphical interfaces, where IP blocks are con-
figured and connected to generate the target system. Most notable is the Matlab/Simulink HDL
Coder (MathWorks 2017), which is supported through vendor FPGA-specific technologies, namely
Xilinx System Generator for DSP (Xilinx 2017a) and Altera DSP Builder (Altera 2017). This ap-
proach is used for rapid prototyping with fast development cycles, as IP blocks are ready to use.
However, the black box nature of most IP blocks limits functionality customization, so algorithm
changes are prohibited if the desired modified functionality does not exist in IP block toolboxes.
In contrast, textual languages such as RIPL provide the opportunity for programmers to define
custom functionality within generated IP blocks (e.g., as user-defined skeleton functions in RIPL).
6 CONCLUSION
This article presents RIPL, an image processing language for FPGAs. The language has high-
level algorithmic skeleton primitives that capture image processing requirements including 1D/2D
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stencils, as well as random data access and recursion. The skeletons are abstractions that represent
small programmable IP block templates that form building blocks for constructing higher-level al-
gorithms. We show RIPL’s expressivity for filters, a wavelet transform, and a pyramidal visual
saliency algorithm in Section 4.2, and mean shift segmentation in Section 4.3. RIPL is more ab-
stract than OpenCV for small microbenchmarks because parallelism, data types, FIFO depths, and
data copying are inferred. Despite this, RIPL outperforms in three of four benchmarks. RIPL also
outperforms a C++ equivalent for visual saliency compiled with Vivado HLS.
There aremany compilation routes for high-level FPGA languages (Section 5), such as compiling
generic dataflow or domain-specific IRs, and direct routes to RTL. This presents a trade-off between
compile-time reasoning about throughput and fine-grain pixel processing pipelines, and real-world
expressivity. RIPL’s generic dataflow IR underpinnings allow it to support random global data ac-
cess, recursion, and automatic parallelism, in addition to standard image stencil pipelines. Low-
ering image processing information from RIPL into its IR will enable fine-grain scheduling (e.g.,
adapting line buffer pipelines as in Rigel’s IR). Likewise, adding recursion, dataflow feedback, and
global data access to Rigel’s IR, likely at the cost of compile-time pipeline scheduling, will expand
its expressivity for complex vision algorithms. Tying flexible dataflow semantics (for expressivity)
with image processing IRs (for optimization) could enable user-driven rewrite systems (e.g., Jones
et al. (2001)) to expose space versus time FPGA trade-offs guided by acceptable domain-specific
approximations.
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